


PART OF CPS JKI2

BUFFER C



PART OF CPS JK12


BUFFER C

COMPONENT LIST

INTEGRATED CIRCUIT

	LOC	IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8	IC9	IC10	IC11
	CODE	41CA	41CA	41CA	41CA	41CF	41DA	41CF	41DA	41EF	41CF	41EF
ID	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC						
A	INF020	265	INF060	264	INF020	262	INF140	261	ITR0300	206	GPL	266
B	INF060	264	INF040	264	INF020	262	INF120	261	ITR1108	202	GPH	263
C	INF020	265	INF040	264	INF020	262	INF120	261	ITR1108	202	ZES	263
D	INF020	265	INF070	264	INF110	262	INF150	260				
E												
F												
G												

	LOC	IC12	IC13	IC14	IC15	IC16	IC18	IC19	IC20	
	CODE	41CF	41CA	41EF	41CA	41EF	41BP	41CA	41BP	
ID	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC
A	ITR1512	201	LDO	2C9	INF071	284	ITRPH	2C7	INF151	280
B			SP14	3G1	SP06	3FD	ITRPH	2C8	INFPH1	287
C					SP07	3FD	SP07	3F1	INFPH2	287
D					SP07	3FD	SP07	3F1	LD00	259
E					SP07	3FD	SP10	3F1	EH011A	270
F					INF041	2C4	INF121	2C1	INFPH0	263
G					INF051	284	INF131	2B1	PFH0	263
					INF061	2C4	INFH141	2C1	LDTTR1	265
									LDTTR1A	265
									SP15	3G1



CAPACITOR

CODE	DESIGN
601A.5	[4]C1-C4
KS-19774 L5.D.1	[19]C5-C23

DIODE

CODE	DES16
448B	[4]CR1-CR4

RESISTOR

CODE	DES16
KS-11403 L6,681	R1
KS-20616 L6,392	[2]R2,R3

AN UNLOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE BPF-LINE BUFFER TO THE J4 CC. THE FOLLOWING SEQUENCE IS PERFORMED BY JK12.

CIRCUIT DESCRIPTION:

THIS CIRCUIT PACK IS PART OF THE BUFFER UNIT. IT CONTAINS A 16-BIT SHIFT REGISTER FOR PARALLEL-BUS-SERIAL AND SERIAL-BUS-PARALLEL CONVERSION. THE 8-BIT PARITY TREES ARE USED TO CHECK THE PARITY OF THE PARITY. THE SERIAL INPUT/OUTPUT LEADS CONNECT TO THE BPF-LINE SERIAL BUS. THE PARALLEL INPUT/OUTPUT LEADS ARE CONNECTED TO THE BIDIRECTIONAL INFORMATION LEADS.

THE REGISTER IS NORMALLY IN THE PARALLEL LOAD MODE. THE MODE INPUT OF THE 41CF'S APE IS HELD HIGH BY THE SHIFT INPUT BEING LOW. THE LOAD IS HIGH WHENEVER THE BUFFER UNIT IS NOT IN THE SHIFT MODE. THE 16-BIT SHIFT REGISTER AND THE 41CF'S AND ITRPH ARE HELD IN THE CLEARED STATE. THIS FORCES THE PARITY TREES TO A HIGH LEVEL. IN THIS PARITY GENERATION MODE, THE SHIFT LEAD IS SET TO HIGH FOR AN EVEN NUMBER OF BPF INPUTS OR LOW FOR AN ODD NUMBER OF BPF INPUTS. THE TRUTH TABLE BELOW SHOWS THE OPERATION.

# OF INPUTS	INPUT EVEN	INPUT BPF	INPUT BUT	INPUT J4
0	D	D	1	D
1	D	1	D	D
2	0	1	1	1
3	0	1	0	1

IF AN ERROR CONDITION EXISTS, NO SERIAL SHIFTING INTO THE BPF-LINE BUFFER TAKES PLACE. IF NO ERROR CONDITION EXISTS LEAD SHIFT IS SET HIGH TO PLACE THE REGISTER INTO THE SERIAL SHIFT MODE. THE 16-BIT SHIFT REGISTER IS CLEARED. THE 16-BIT SHIFT LEAD INTO THE BPF-LINE BUFFER VIA LEAD LOAD. THE 41CF'S ARE CLOCKED ON THE LEADING EDGE OF CLKEXT AND THE REGISTER IS SHIFTED ON THE TRAILING EDGE. THE LOAD LEAD PFS KEEPS THE DATA STEADY OVER THE TRAILING EDGE OF THE BPF-LINE SHIFT PULSE JK12.

THE SERIAL DATA FROM THE BPF-LINE BUFFER APPEARS IN SITURO. LEAD SHIFT IS SET HIGH TO PLACE THE REGISTER INTO THE SERIAL SHIFT MODE. THE 16-BIT SHIFT REGISTER IS CLEARED. THE 16-BIT SHIFT LEAD INTO THE BPF-LINE BUFFER VIA LEAD LOAD. THE 41CF'S ARE CLOCKED ON THE LEADING EDGE OF CLKEXT AND THE REGISTER IS SHIFTED ON THE TRAILING EDGE. THE LOAD LEAD PFS KEEPS THE DATA STEADY OVER THE TRAILING EDGE OF THE BPF-LINE SHIFT PULSE JK12.

CIRCUIT DESCRIPTION (CONT):

LEAD

A LOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE CC TO THE BPF-LINE BUFFER. THE FOLLOWING SEQUENCE IS PERFORMED BY JK12. WHEN THE LOAD STATE IS SET, LEAD LOAD IS AT HIGH LEVEL. THE LEAD SHIFT IS SET LOW. LEAD LOAD, ITRPH, ITPL, AND LOAD1 F/F'S ARE SET TO HIGH. THE 16-BIT SHIFT REGISTER AND THE PARITY BITS APPEAR IN PARALLEL IN THE INFORMATION BUS LEADS. A SINGLE HIGH LEVEL PULSE APPEARS ON LEAD LOADTR1. THIS STATE OF THE SHIFT REGISTER IS SHIFTED INTO THE REGISTER AND THE 16-BIT PARITY F/F AT THE TRAILING EDGE. IN THE PARALLEL LOAD MODE, THE TMR PARITY TREES AND THE TMR PARITY F/F CHECK FOR PROPER PARITY OF THE JUST RECEIVED DATA WORD. AN ERROR CONDITION IS SET IF THE PARITY IS NOT PROPER. LEAD LOAD1 IS AT GROUND LEVEL. THIS MEANS THAT THE SHIFT REGISTER IS AT GROUND LEVEL. THE FOLLOWING TRUTH TABLE SHOWS THE CHECKING OPERATION.

# OF INPUTS	PARTY BITS	INPUT BPF	INPUT JK4	INPUT BPF
EVEN	1	D	1	D
ODD	D	1	D	D
ODD	1	0	1	1
EVEN	D	1	0	1

IF AN ERROR CONDITION EXISTS, NO SERIAL SHIFTING INTO THE BPF-LINE BUFFER TAKES PLACE. IF NO ERROR CONDITION EXISTS LEAD SHIFT IS SET HIGH TO PLACE THE REGISTER INTO THE SERIAL SHIFT MODE. THE 16-BIT SHIFT REGISTER IS CLEARED. THE 16-BIT SHIFT LEAD INTO THE BPF-LINE BUFFER VIA LEAD LOAD. THE 41CF'S ARE CLOCKED ON THE LEADING EDGE OF CLKEXT AND THE REGISTER IS SHIFTED ON THE TRAILING EDGE. THE LOAD LEAD PFS KEEPS THE DATA STEADY OVER THE TRAILING EDGE OF THE BPF-LINE SHIFT PULSE JK12.

JK12 CIRCUIT PACK

JK12

CPS-JK12 SHEET 3

6S

APRIL 1964

2D1